A mechanism in multiprocessor systems that ensures all caches maintain a consistent view of shared memory. When one core modifies a cached memory location, coherence protocols update or invalidate stale copies in other caches so that future reads observe the correct value.
