The physical latency window or time lag required for a carry bit to travel and stabilize through a chain of adders. In a Ripple Carry Adder, Full Adder 4 cannot calculate its final Sum until Full Adders 1, 2, and 3 have sequentially completed their operations and passed the carry bit down the wire.
