Essential Terms | Saylor University

Browse the glossary using this index

A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z | ALL

F

fetch cycle

The stage of the instruction cycle in which the CPU retrieves the next instruction from memory using the address stored in the Program Counter (PC) and loads it into the Instruction Register (IR).

fully associative cache

A cache organization in which any memory block can be placed in any cache line. This maximizes flexibility and minimizes conflict misses but requires more complex hardware to search all cache entries simultaneously.